AccelerComm Ltd in Bristol is seeking multiple Senior Design Engineers to work on space-qualified DSP hardware for non-terrestrial communications, including a 5G base station for satellites. You will contribute to RTL design across FPGA and ASIC, delivering IP blocks and testbenches.
The role offers hybrid working with global impact and close collaboration across engineering functions, enabling development of cutting-edge baseband solutions and EMI share options.
#J-18808-Ljbffr
The Space-Grade FPGA/ASIC Design Engineer (Hybrid) role at AccelerComm Ltd is now open for applications in Bristol, England, United Kingdom.
We are seeking a motivated Space-Grade FPGA/ASIC Design Engineer (Hybrid) to join AccelerComm Ltd in Bristol, England, United Kingdom.
Consider building your career as a Space-Grade FPGA/ASIC Design Engineer (Hybrid) at AccelerComm Ltd.
The Space-Grade FPGA/ASIC Design Engineer (Hybrid) position in the Engineering field is open for applications.